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ABSTRACT
The primary objective of this program was to demonstrate the feasibility
of replacing existing state-of-the-art analog gyro compensation loops with
digital computations. This objective was realized during the course of the
program.
A breadboard design was established in which one axis of a Teledyne tuned-
gimbal TDF gyro was caged digitally while the other was caged using con-
ventional analog electronics. The digital loop was designed analytically to -
closely resemble the analog loop in performance. The breadboard was subjected
to various static and dynamic tests in order to establish the relative stability
characteristics and frequency responses of the digital and analog loops. Several
variations of the digital loop configuration were evaluated. The results were very
favorable - it appears that digital caging is indeed a practical approach.
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I. INTRODUCTION
Background
In January 1974 Teledyne Systems Company completed under contract to
NASA Langley Research Center an "Investigation of the Application of Two-
Degree-of-Freedom Dry Tuned-Gimbal Gyroscopes to Strapdown Navigation
Systems"*. During the course of that study an entirely new approach to the
control and compensation of the TDF gyro, as well as accelerometers, was.
suggested and studied. This technique was based upon the use of "all-digital"
sensor compensation loops and control functions.
An analysis of the hardware content and costs of present day inertial
navigation systems showed that a significant portion, on the order of 30%,
of the system, consists of analog and computer interface electronics. The
advent of newly available, versatile, digital microcomputers and high-speed
analog-to-digital and digital-to-analog converters now makes it practical to
replace essentially all of the analog electronics by functionally equivalent
digital computations.
Figure 1 shows a functional block diagram of a conventional strapdown
inertial navigation system mechanization. Both the sensor compensation
functions and the spin motor and pickoff excitations are generated by analog
electronics which operate independently of the digital processor. The sensor
torquing currents are fed through precision resistances to develop voltages
which are proportional to angular rates and accelerations. These voltages
are then converted into digital numbers for use in the navigation and attitude
equations which must be solved by the computer.
Figure 2 shows the corresponding block diagram for a strapdown system
employing digital sensor control and compensation. Here all of the compen-
sation loop servo functions are mechanized as digital computations in the proc-
essor. The basic inputs to the A/D converter are the sensor pickoff signals
rather than the restoring signals. The torquing signals are computed as digital
numbers, converted to analog signals and, after power amplification, used to
restore the sensors. These same digital torquing quantities may be used di-
rectly in the strapdown attitude and navigation computations as well. (In an
optional configuration the actual torquing signals are also passed through the
A/D converter for use in the attitude and navigation equations.)
*The final report of this study was published as NASA CR-132419
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Figure 1. Functional Block Diagram of Conventional Strapdown Mechanization
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Figure 2. Functional Block Diagram of "All-Digital" Strapdown Mechanization
2
What is gained by such an "all-digital" approach is that the presently
cumbersome and necessarily specialized analog and digital interface elec-
tronics can be virtually eliminated, being replaced by digital computations
(software) performed in the computer hardware which is, in any case,
required for the attitude and navigation computations. This results in sub-
stantial savings in cost, size, weight, and power consumption while simul-
taneously increasing the reliability of the system by reducing the component
count.
Objective
The objective of this program was to determine the feasibility of replacing
present state-of-the-art analog circuits in strapdown tuned-gimbal gyro com-
pensation circuits with their digital counterparts. This was accomplished by
designing appropriate compensation loops for the dry tuned TDF gyro, select-
ing appropriate data conversion and processing techniques and algorithms, and,
using existing laboratory equipment, breadboarding the design for laboratory
evaluation.
The principal area of engineering design involved in the program was the
determination of the specific software requirements for closing the instrument
loops and performing the required compensation. Specific requirements rel-
ative to processing rate, word length, computer time and memory utilization
were established in order that corresponding requirements for a full comple-
ment of strapdown sensors may be readily extrapolated. Additionally, appro-
priate analog-to-digital and digital-to-analog conversion designs were estab-
lished and techniques selected which were capable of meeting these requirements.
An available dry tuned-gimbal two-degree-of-freedom gyroscope was util-
ized together with an electronic circuit breadboard and existing laboratory
hardware to implement the digital control loop. Selection:of hardware and
techniques was based on the anticipated availability of proven hardware in the
late 1970's. The breadboard design was evaluated using standard test and
evaluation procedures.
This final report summarizes the test configuration and the program
results which were obtained.
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II. ANALYSIS
The breadboard design which was established for this study, consisted of
a dry-tuned two-degree-of-freedom (TDF) gyroscope with one axis being
caged in a conventional manner using simplified existing "state-of-the-art"
analog compensation. The second axis was caged using a digital compensation
loop designed to emulate the performance of the analog compensation. Figure
3 shows a simplified block diagram of the breadboard design. An analysis of
the two caging techniques employed in the design is presented in the following
paragraphs.
Analog Compensation Design
The general Teledyne gyro caging loop configuration for conventional
analog compensation is shown in the simplified block diagram of Figure 4.
Observe that both direct and cross axis compensation is employed in this
design in order to increase the loop bandwidth and reduce the rotor hangoff
during acceleration inputs. In this block diagram OX and Oy represent the
gyro pickoff angles, TX and Ty the gyro torques, PX and Py the pre-
cessional torques resulting from rate inputs WX and wy, and Mx and My the
rebalance torques provided by the compensation loops.
A more detailed block diagram of the compensation portions of the loop
for the current Teledyne design is shown in Figure 5. This block diagram
shows the actual transfer functions which are implemented in the analog
electronics as well as the pickoff and torquer transfer characteristics. A
derivation and analysis of this compensation design is included in NASA
CR-132419. The pole-zero locations for the compensation electronics using
this design are shown in Figure 6.
Concurrently with the digital loop demonstration program Teledyne has
been involved in an extensive redesign effort on its conventional analog
compensation electronics. This effort has as its goals improved loop per -
formance and simpler loop design. Although work is continuing in this area,
it has been found that excellent performance can be obtained with relatively
simple analog transfer functions. The pole-zero configuration for one such
simple loop is shown in Figure 7. This configuration provides a baseline for
much of the digital loop design work which was performed during the program.
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Figure 3. Block Diagram of the System Used in the Digital Gyro-Caging Study
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Digital Compensation Analysis
Figure 8 shows a simplified block diagram of the digital gyro caging
loop. This figure should be compared with Figure 4. One of the primary
objectives of the program was to design digital filters which would emulate
the performance of the existing analog filter design.
The study of digital filters and digital servos has progressed rapidly in
the past decade and an extensive literature now exists with regard to these
subjects. Rabiner and Rader*, for example, provides both theoretical and
practical coverage of digital filtering as well as extensive bibliographies.
The large variety of digital filters and the subtleties (e. g., the aliasing effect)
which arise in their implementation, however, serve to maintain digital
filtering as more of an art than a science.
Some "cookbook" approaches exist for obtaining digital equivalents to
analog filters. Some of these have been analyzed, aided where required by
simulation, in order to determine their applicability to the digital compen-
sation loop design. In selecting a practical approach, particular attention was
paid to the impact on the computer with regard to memory and time utiliza-
tion. As an example, it was desirable to synthesize digital filters whose
coefficients are integer powers of two, since this allows the replacement of
multiply instructions with less time consuming shift instructions.
As one simple example of using the cookbook approaches, consider the
bilinear transformation approach using the transformation
-1l-z
5 -*,
-i
l+z
The transfer function
+1
.79N
H(s) =
s )Z
3N
appearing in Figure 5 is seen to have a zero atW, = .79N = 496 rad/sec
and a double pole at W2 = 3N = 1884 rad/sec. In order to synthesize a
digital filter with these characteristics we first derive an analog filter with
a zero at
*Rabiner, L.R. and C.M. Rader, Digital Signal Processing, IEEE Press,
New York, 1972.
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Figure 8. Block Diagram of Digital Compensation Loop
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o = tan1 2
and a double pole at
Wz = tan--2 2
where T is the computer iteration interval. Assuming, for example, an
iteration rate of 200 Hz, -r is 5 milliseconds and
' (496)(. 005)
= tan = 2.911 2
' (1884)(. 005)
W = tan = 418.592 2
so that the "dummy" analog transfer function is
+1
2.91
s
H'(s) 2.91 +1
(418. 59
Finally, the digital transfer function is found by introducing the transformation
-1
1-z
s -I- so that
-1
1+z
-1
1 (1-z-1
-+1
2.91 (1+zH(z)
1 (l-z ) 
I+1
418.59 (1+z 
S 1 -1 1 
1 [ l -1[.91 (i-z ) + (1+z-) 1+z
4 (1-z + (1+z-418.59
12
2 1 +Z ' 1- 1 z
418.59 + (418.59) (418.59)
S 2 + I -2
(418.59) (418.59)(
The bracketed groups in this expression are fixed constants. Thus an
exact mechnaization of this filter requires 6 multiplies and 4 adds per iteration
of the computer. Observe, however, that one of these multiplications is by
the number two. Thus for this operation a shift may replace a multiply instruc-
tion resulting in a substantial saving in computer time since a simple shift
requires only a small fraction of the time needed for execution of a multiply
instruction.
Further simplifications may be possible in this transfer function. For
example, consider approximating the factor (1 + 1/2. 91) = 1. 34 by
1 11. 375 = 1 +-+-4 8
Then the multiplication (of the current input) by this factor may be accom-
plished by a double shift, a single shift, and two additions, again effect-
ing a substantial saving in computer time. Such approximations must be
carefully analyzed, however. Working ''backward" through the preceding
derivation it is seen that this approximation has the effect of shifting the
zero of the transfer function from , = 496 rad/sec to
2 -1
= tan (2. 67)
2 rad
- (1.21) =485r
.005 sec
In this case the effect on the filter response is probably negligible.
This is not the case for all approximations which appear on the surface to
be reasonable, however.
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Initial efforts in designing the digital compensation filters concentrated
on emulating existing "old design"analog filters as used in previous strapdown
systems. The transfer functions of these analog filters are shown in the block
diagram of Figure 4 and their pole-zero locations in Figure 5.
Consider first the cross axis transfer function relating My to ex" i. e.
the y-axis torquer output to the x-axis pickoff angle. The analog transfer
function is
s +1 I s + 1
My(s) 1.01 Ksa Kp o K0 .7N ) 5N
8X(s) s s 4X(s s( + 1) ( +1)
16N 3N
Since the pickoff and torquer transfer functions will exist in the digital
loop in any case, they do not have to be implemented digitaly. The gain
factor (1.01 Ksa) may also be neglected in the digitai design as the gain may
be provided by the power amplifier. Thus the digital transfer function to be
mechanized should be equivalent to
s s s
+ - + -'-+135N .79N NH(s) + 79N
s 4
s 3 + 1)
Using the bilinear transformation technique and assuming now an 800 Hz
update rate, the dummy analog breakpoints are computed
(2 ) (35)
' tan = . 138321 (2) (800)
W' tan (2Z)(79)_ 320582 (2) (800)
(217) (100)
' = tan (Z)(00= .414213 (2) (800)
' = tan (Z) (300) 2.414214 (2) (800)
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Making the substitution
-1
1 - z- 1
-11+z
the digital transfer function is found (after much arithmetic manipulation)
to be
-1 -2 -3 -4 -51 -1.6 85 6 6 z 1 +.5 0190z -2 +1.3 6 53 4z -1.43278z +3.894 5 zH(z) = 57. 8787
1 +.65685z1 -.62742zz -.74517z3  -.25483z 1 -.02944z 5
In order to obtain a rough estimate of computer timing requirements for
implementation of the digital loop, the numerator of H(z) was considered. The
numerator was first approximated in order to eliminate the need for multiplica-
tions. Thus
1.68566 = 1 + 2-1 + 2 - 3 + 2 - = 1.6875
-1
.50190 = 2 = .500
-2 -31. 36534 = 1 + 2- + 2 - 3 = 1.375
-2 -3 -41.43278=: 1 +2 + 2 + 2 = 1.4375
-2 -3 -6
.38945= 2 + 2 + 2 .390625
so that the numerator is implemented as
6 (k) - (1+2 +2 -3+2 - 4 ) (k-l) + (2- ) (k-2) + (1+2 +2 - 3 ) (k-3)
x x x x
-2 -3 -4 -2 -3 -6
-(1+2 +2 3+2 ) 8 (k-4) + (2 +2 +2 )6 (k-5)
x x
(Working "backward" as before, these approximations resulted in analog
breakpoints of .519N, .749N and .711N +j.706N, a reasonable agreement with
the original transfer function.) .Using the TDY-52B/IMP-16 instructions, a
simple program was written to implement the equation above. The instruction
breakdown was as follows
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Time Per Time
Instruction Number Instruction (P sec)
Load 6 7.7 46.20
Store 5 9. 1 45.50
Reg. Copy 1 8.75 8.75
Reg. Add 10 4.55 45.50
Add/Sub 5 7.7 38.50
Shift Rt. 1 3 10. 1 30.30
Shift Rt. 2 5 14.3 71.50
Shift Rt. 3 1 17.5 17.50
303.75 Psec
Assuming that each transfer function numerator and denominator is of
roughly the same complexity, the total time required to impement the four
transfer functions is
(303.75) x 2 x 4 = 2.43 msec
which is approximately twice the available time for an 800 Hz update rate.
Since this estimate does not include I/O processing, scaling, executive, con-
trol, etc. it was clear that much simpler processing would be required if the
digital compensation loop were to be successfully implemented with the.
TDY-52B computer.
Fortunately, as described in SectionII, efforts were underway concurrent
to the digital loop program to simplify and improve analog compensation
techniques. This work resulted in the designs described in the preceeding
section, and showed that very simple analog transfer functions' could be used
to obtain the desired servo loop response characteristics. Furthermore, it
was decided to mechanize one axis of the gyro in an analog loop in order to
more accurately compare the analog loop and digital loop responses, thus
reducing the digital computations which were required. These two factors
resulted in a digital loop design which could be implemented with a TDY-5ZB
even though the update rate was increased to 1200 Hz.
The "first cut" at implementing the new transfer functions started with
the analog functions whose pole-zero locations are shown in Figure 7.
F (s) s+N(S) s + 3N
s +N
F 2 ) = s(s + 3N)
16
where Fl(s) is the direct axis transfer function and F 2 (s) is the cross axis
transfer function. Using a 1200 Hz update, the dummy breakpoint frequen-
cies were computed to be
(2ff) (100)
' = tan (2) (100) .26795
1 (2) (1200)
(21T) (300)
' 
= tan (2) (300)= 1.0000
2 (2) (1200)
so that
(z-1) + .26795(z+l) 1. 2 6 79 5z - .73205 .63398 .57735
F (z) W + = .63398(1-.57735zl (.-1) 2z(z-1) + 1. 0000(z-1)
(z-1)-
z) (z1)+ .26795 (1 + . 4 2 2 6 5 z - 1 .5 77 3 5 z
(z-1l) z-1 
-1
(z+) 17 T1 + 1.000 (1-z(z+1l) Lz+1(lz
Since the constant gain term can be readily implemented in the analog
portion of the loop, it may be neglected. The transfer functions were further
simplified to
G 1 () = (.1 - .5z -
-1 -2
G ) = ( + .5z - . 5z2( -1(1-z )
for easier digital implementation. This has the effect of changing
' 1 to .333 and I1 (the analog loop zero) to 1. 23N instead of N.
The comparison of analog and digital frequency responses is shown
in Figures 9a and 9b for this configuration. It is seen that the breakpoints
and low - frequency asymptotics are identical, with variations occurring at
intermediate points. The high frequency performance of the digital loop is,
of course, different from the analog response due to the "fold-over" effect.
For this reason, the filter update rate must be sufficiently high that the
deleterious effects of this phenomenon are countered by attenuation in the
analog portions of the loop. (Test results indicate that 1200 Hz is the min-
imum update frequency required to obtain the desired response and that
higher frequencies are desirable.)
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Several variations of parameters were tested within the constraints
of the basic filter configurations described by Gl(z) and G 2 (z) above.
It was found that the transfer functions
15 -1G (z) (15 z-1)
1 16
1 -1 15 -21+ -- z
16 16G (z) = 
-1
1-z
provided reasonably optimal performance for the digital loop*:. Most
of the results described in the report reflect this configuration. Thus the
equations which were mechanized in the computer were
M (k)= M (k-1) + 0 (k) + (2 - 4 )  (k-1)- (1-2 - 4 ) ) (k-z)
X X X x x
-4M (k)= e (k)-(1-2 ) ) (k-1)
Y Y Y
M(k) = M (k) - M (k)
x y
where M(k) is the computed gyro torque at the kt h iteration.
The digital number M(k) is converted by the digital-to-analog
converter and, after power amplification, used to torque the gyro. In
the absense of errors, M(k) :represents the true torque input and is, therefore,
proportional to the angular rate of the gyro case. This is precisely the
information which is desired for attitude computation in a strapdown navigator.
Any errors introduced by the D/A converter therefore propagate directly
into attitude errors. For this reason it is necessary to use an accurate D/A
converter in the digital loop.
"*This corresponds to moving the zero locations in Figure 6 from 100 Hz
to approximately 12.7 Hz.
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The analog-to-digital conversion requirements are much less stringent.
Due to the closed-loop nature of the digital compensator, errors in the A/D
converter are of relatively minor importance to the accuracy of rate measure-
ment (just as pickoff measurement errors are unimportant in a conventional
analog loop mechanization).
The test results indicate that a 16 bit computer word length is sufficient
for mechanization of the digital loop. The D/A converter should be an accurate
device with excellent (or, at least, well compensatable) bias and scale factor
characteristics. The A/D converter can be less accurate without seriously
compromising torque measurement accuracy. The digital loop was mechanized
using a 12 bit A/D converter and a 13 bit D/A converter. These resolutions
are not critical, however, for the reasons outlined above. As long as the
analog torque applied accurately represents the (quantized) digital torque, no
net error will result in the computation of attitude due to the D/A converter
resolution.
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III. COMPUTER
The computer used in the breadboard is an IMP-16P (National Semi-
conductor), which is electrically and functionally interchangeable with the
TSC hybrid packaged TDY-52B. Although these two machines are function-
ally the same, they are vastly different physically. The CPU of each con-
sists of four 4-bit NS (National Semiconductor) GPC/P RALU slices. The
microprogram of each is contained in a set of two Control Read Only Memories
(CROMs) that implement the NS IMP-16 computer repertoire. Input/Output
and other hardware details are also similar. The IMP-16P and TDY-52B
are thus, basically, the same. machine.
The most obvious difference between the IMP-16P and TDY-52B is one
of size. Teledyne has packaged the heart of the IMP-16P into a small hybrid
unit that is only two inches on a side and .2" thick. The IMP-16P computer,
including a convenient control panel and 4K of 16-bit RAM memory, occupies
a box with a frontal dimension of about 10 1/2" x 17" and a depth of about 24".
The IMP-16P was selected for the digital loop demonstration pri-
marily because its control panel feature facilitated the operation and
modification of.the breadboard. The results which were obtained are,
however, equally applicable to the TDY-52B.
22
Table 1. TDY-52B/IMP-16 Instruction Repertoire (Sheet 1 of 2)
EXECUTION TIME
MNEMONIC INSTRUCTION NAME FUNCTION FORMAT IN MICROSECONDS
LOAD AND STORE
7.0,9.8LD LOAD (EA)- (ACr).,IF INDIRECT ((EA))-(ACr) 2 IF INDIRECT
LDB LOAD BYTE (1/2 EA)-(AC0 LESS SIGNIFICANT BYTE) 5 16.8 TO 28.0
LI LOAD IMMEDIATE D-(ACr) 4B 4.2
ST STORE (ACN)- (EA), IF INDIRECT (ACr) -((EA)) 2 8.4,11.2 IF INDIRECT
STB STORE BYTE (ACO LESS SIGNIFICANT BYTE) -(1/2 EA) 5 23.8 TO 32.2
0-(SEL)
RXCH REGISTER EXCHANGE (SR)- (DR), (DR)--(SR) 6 11.2
RCPY REGISTER COPY (SR) -(DR) 6 8.4
LOGICAL
RXOR REGISTER EXCLUSIVE OR (SR))(DR) -(DR) 6 8.4
RAND REGISTER AND (SR)"AND" (DR)-(DR) 6 . 8.4
AND AND (R01) "AND"(EA)-(R01) 3 7.0.
OR OR (R01) "OR" (EA)-(R01) 3 7.0
ARITHMETIC
RADD REGISTER ADD (SR) + (DR)-(DR) OV, CY 6 4.2
ADD ADD (ACr) + (EA)- (ACr) OV, CY 2 7.0
SUB SUBTRACT (ACr) - (EA)- (ACr) OV, CY. 2 7.0
MPY . MULTIPLY (EA) * (AC1)- (ACO, (AC1)} L 0-(SEL) 5 148.4 TO 170.8
DIV DIVIDE (ACO), (AC1) -- (EA)-(AC0) QUOTIENT 5 177.8 TO 222.6
0- (SEL) OV, L "(AC1) REMAINDER
DADD DOUBLE PRECISION ADD (ACO), (AC1)J+ J(EA), (EA+ l- (ACO), (AC)) 5 16.8
0-(SEL) OV, CY
DSUB DOUBLE PRECISION SUBTRACT J(ACO), (AC1) - (EA), (EA + 1)--(ACO), (ACI)} 5 16.8
0 - (SEL) OV, CY 48 4.2
CAI COMPLEMENT AND ADD 
- (ACr) + D- (ACr).
SHIFT IMMEDIATE
ROL ROTATE LEFT 2 (ACr) - (ACr) 48 5.6+ 4.2D
IF SEL = 0, (BIT 15)-(BIT 0) D TIMES
IF SEL = 1, (BIT 15)-(L),. (L)-(BIT 0)
ROR ROTATE RIGHT 1/2 (ACr) - (ACr) 4B 5.6+4.2D
IF SEL = 0, (BIT 0)-(BIT 15) D TIMES
IF SEL = 1, (BIT 0)-(L), (L)-(BIT 15)
SHL SHIFT LEFT 2 (ACr) - (ACr) 4B 5.6+4.2D
0-(BIT 0) D TIMES
IF SEL = 1, (BIT 15)- (L)
SHR SHIFT RIGHT 1/2 (ACr)--(ACr 4B 5.6 + 4.2D
IF SEL = 0, 0--(BIT 15) D TIMES
IF SEL= 1, (L)-(BIT 15), O--(L)
SINGLE BIT
SETST SET STATUS BIT 1-(STATUS FLAG N) 9 18.2 TO 44.8
CLRST CLEAR STATUS BIT 0-(STATUS FLAG N) 9 18.2 TO 44.8
SETBIT SET BIT I- (AC0 BIT N) 9 18.2 TO 44.8
CLRBIT CLEAR BIT 0-(ACO BIT N) 9 18.2 TO 44.8
CMPBIT COMPLEMENT BIT (ACO BIT N)-(ACO BIT N) 9 18.2 TO 44.8
T92170-1A
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Table 1. TDY-52B/IMP-16 Instruction Repertoire (Sheet 2 of 2)
EXECUTION TIME
MNEMONIC INSTRUCTION NAME FUNCTION FORMAT IN MICROSECONDS
JUMP
JMP JUMP EA-(PC) , IF INDIRECT (EA)- (A Cr) 4A 4.2,7.0 IF INDIRECT
JMPP JUMP THROUGH POINTER (10016 +N)- (PC) 9 9.8
JINT JUMP INDIRECT TO LEVEL 0 (PC)-(STK), 0-(IEF) 9 9.8
(12016 +N)- PC
BOC BRANCH ON CONDITION . IF CONDITION CC IS TRUE, 1 5.6,7.0 IF BRANCH
(PC) + D -(PC)
JSR JUMP TO SUBROUTINE (PC)-(STK) 4A 5.6,8.4 IF INDIRECT
EA-(PC), IF INDIRECT (EA)-(PC)
JSRI JUMP TO SUBROUTINE IMPLIED (PC)- (STK) 8 5.6
FF8016 + C- (PC)
JSRP JUMP TO SUBROUTINE THROUGH (PC)-(STK) 8 11.2
POINTER (10016 + C)-(PC)
RTS RETURN FROM SUBROUTINE (STK) +C-(PC) 8 5.6
RTI RETURN FROM INTERRUPT (STK) + C- (PC) 8 7.0
1--(IEF)
SKIP
AISZ ADD IMMEDIATE AND (ACr) +D-(ACr) OV, CY 4B 5.6,7.0 IF SKIP
SKIP IF ZERO IF (ACr) =0, (PC) + 1- (PC)
SKAZ SKIP IF "AND" IS ZERO IF (R01) "AND" (EA) =0, (PC)+ 1- (PC) 3 8.4,9.8 IF SKIP
ISZ INCREMENT AND SKIP IF ZERO (EA) + 1-(EA) 4B 9.8, 11.2 IF SKIP
IF (EA) =0, (PC) +I-(PC)
DSZ DECREMENT AND SKIP IF ZERO (EA) - 1-(EA) 4B 11.2,12.6 IF SKIP
IF (EA) = 0, (PC) + 1 - (PC)
SKG SKIP IF GREATER THAN IF (ACr) >(EA), (PC) + 1-(PC) 2 11.2 TO 14.0
SKNE SKIP IF NOT EQUAL IF (ACr) / (EA), (PC) + 1-(PC) 2 8.4
SKSTF SKIP IF STATUS FLAG TRUE IF (STATUS FLAG N) = 1, (PC) + 1-(PC) 9 18.2 TO 44.8
0 (SEL)
SKBIT SKIP IF BIT TRUE IF (ACO BIT N) = 1, (PC) + 1 -(PC) 9 18.2 TO 44.8
0 (SEL)
STACK
PUSHF PUSH STATUS FLAGS (SF)-(STK) 8 5.6
ONTO STACK
PULLF PULL STATUS FLAGS FROM (STK)- (ACr) 8 7.0
STACK INTO FLAG REGISTER
PUSH PUSH ONTO STACK (ACr)-(STK) 4B 4.2
PULL . PULL FROM STACK (STK)-(ACr) 4B 4.2
XCHRS EXCHANGE REGISTER (ACr) -(STK) 48 7.0
AND STACK (STK)- (ACr)
INPUT/OUTPUT
RIN REGISTER INPUT (AC3) + C- (10 ADDR) 8 9.8
(10 DATA) -(ACO)
ROUT REGISTER OUTPUT (AC3) + C -(IOADDR) 8 9.8(ACO)-(IO DATA)
SFLG SET FLAG C- IOADDR), 1- (CONTROL FLAG FC) 7 5.6
PFLG PULSE FLAG C-(IOADDR), 1-(CONTROL FLAG FC) 7 5.6
ISCAN INTERRUPT SCAN 1/2 (AC1)-(AC1) UNTIL 1 SHIFTED OUT 9 8.4 TO 100.8(AC2) + NUMBER OF SHIFTS-(AC2)
HALT HALT PROCESSOR HALTS 8 -
T92170-2A
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Notation Used in Instruction Descriptions
Notation Meaning
ACr Denotes a specific working register (ACO, AC1, AC2, or AC3), where r is the number of the accumula-
tor referenced in the instruction.
AR Denotes the address register used for addressing memory or peripheral devices.
cc Denotes the 4-bit condition code value for conditional branch instructions.
ctl Denotes the 7-bit control-field value for flag, input/output, and miscellaneous instructions.
CY Indicates that the Carry flag is set if there is a carry due to the instruction (either an addition or a
subtraction).
disp Stands for displacement value and it represents an operand in a nonmemory reference instruction or an
address field in a memory reference instruction. It is an 8-bit, signed twos-complement number except
when base page is referenced; in the latter case, it is unsigned.
dr Denotes the number of a destination working register that is specified in the instruction-word field.
The working register is limited to one of four: ACO, AC1, AC2, or AC3.
EA Denotes the effective address specified by the instruction directly, indirectly, or by indexing. The
,contents of the effective address are used during execution of an instruction. See table 3-1.
fc Denotes the number of the referenced flag (see table 3-20 under 3.6.10, Input/Output, Hlalt, and
Flag Instructions).
INTEN Denotes the Interrupt Enable control flag.
IOREG Denotes an input/output register in a peripheral device.
L Denotes 1-bit link (L) flag.
OV Indicates that the overflow flag is set if there is an overflow due to the instruction (either an addition
or a subtraction).
PC Denotes the program counter. During address formation, it is incremented by I to contain an address
1 greater than that of the instruction being executed.
r Denotes the number of a working register that is specified in the instruction-word field. The working
register is limited to one of four: ACO, ACI, AC2, or AC3.
SEL Denotes the Select control flag. It is used to select the carry ot overflow for output on the carry and
overflow (CYOV) line of the CPU, and to include the link bit (L) in shift operations.
sr Denotes the number of a source working register that is specified in the instruction-word field. The
working register is limited to one of four: ACO, ACI, AC2, or AC3.
xr When not zero, this value designates the number of the register to be used in the indexed and relative
memory-addressing modes.
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Notation Used in Instruction Descriptions (Continued)
Notation Meaning
( ) Denotes the contents of the item within the parentheses. (ACr) is read as "the contents of ACr."
(EA) is read as "the contents of EA."
I ] Denotes "the result of."
Indicates the logical complement (ones complement) of the value on the right-hand side of ~.
-* Means "replaces."
Means "is replaced by."
@ Appearing in the operand field of an instruction, denotes indirect addressing.
A Denotes an AND operation.
V Denotes an OR operation.
V Denotes an exclusive OR operation.
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IV. SOFTWARE
Introduction
The intent of this study was not to demonstrate the particular processor
which was used but rather to demonstrate how the program was mechanized
for this particular computer in such a manner that the software could be
mechanized for any given computer with equivalent characteristics. The
reader should have some knowledge, however, of the computer in which the
equation set was mechanized in order to fully understand the work performed.
An example of how the flow charts reflect the instruction repertoire of the
processor is in the handling of negative quantities. The TDY-5ZB/IMP-16
has a logical shift only, so that when a multiplication by 1/16 is to be per-
formed it is necessary to handle negative quantities in a different manner than
positive quantities where the multiplication can be performed by a shift of 4
bit positions.
In order to give a better understanding of the digital computer used in
this study a summary of instructions was included in Section III. Should the
reader have further interest in this processor including the interrupt system,
push-pull stack operation, logic mechanization,etc., complete descriptive
manuals can be obtained from Teledyne Systems Company.
Power On Processing
Upon recognition of Power being applied to the unit, coding is performed
to disregard the initial multiplexer interrupt. This is done to allow the pro-
gram to become synchronized with the timing base of the multiplexer so that
after the initial interrupt the timing base of approximately 104 microseconds
between interrupts is established for the remaining processing. The next task
is to initialize a pointer within the processor so that whenever data is gener-
ated for storage the starting point for this storage is established.
The interrupts are then enabled so that the processor is ready to recog-
nize interrupts from the multiplexer. Finally a transfer is made to the Main
Processing Loop. As the processor used in this study turns on with Random
Access Memory (RAM) set to an all one's condition, the initial iterations of
the Main Processing do not have the proper data for use as a priori iteration
data so that the data generated for the first two iterations of the Main Process-
ing Loop is not precise.
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POWER ON INITIALIZATION
SSTART
DISREGARD
FIRST
INTERRUPT
INITIALIZE
POINTER FOR
DATA STORAGE
ENABLE
INTERRUPTS
MP1
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Main Programming Loop
The Main Programming Loop is where the majority of calculations are
performed. This routine is coded to run continuously, i. e. from Power On
the calculation process is repeatedly performed with the only interruptions
being the X peak and Y peak Interrupts where data from the analog to digital
converter is input. Once the data has been input within either of these
interrupt routines, program control is transfered back to the Main Program-
ing Loop at the point the program was interrupted.
Essentially the processing within this software module consists of solving
the equations below:
Mx(K) = Mx(K-1) + Ux(K) + 1/16 Ux(K-1) - 15/16 Ux(K-2)
M (K) = U (K) - 15/16 U (K-1)
Y Y y
M .(K) = Ux (K) - U y(K)
28
where:
M x  = filtered digital quantity from X axis pickoff
My = filtered digital quantity from Y axis pickoff
M = total digital torque output to D/A
Index (k) designates quantity input or calculated on current program
iterations.
Index (k-l) designates quantity input or calculated on previous iteration
Index (k-2) designates quantity input or calculated two iterations previous
The other calculations performed in this loop and shown on the flow
diagrams for the Main Processing Loop is the interrogation of two software
flags, X peak flag and Y peak flag, to properly correlate the data from the
storage buffers and to transform the data from its 2's complement form for
the sign magnitude digital to analog convertor.
Following is the flow chart for the Main Processing Loop. (Figure 10.)
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MAIN PROGRAMMING LOOP
YES X PEAK NO
FLAG= I FLAG=I FLAG=0
READ: READ:
UX (K-2) FROM UX (K-2) FROM
BUFFER A BUFFER B
-15/16 UX (K-2) -15/16 UX (K-2)
COMPUTE: COMPUTE:
MX (K) = MX (K-1) + UX (K) + 1/16 MX (K) = MX (K-1) + UX (K) + 1/16
UX (K-1) - 15/16 VX (K-2) UX (K-) - 15/16 UX (K-2)
WHERE UX (K) AND 1/16 UX (K-1) ARE FROM WHERE UX (K) AND 1/16 UX (K-1) ARE
BUFFER A FROM BUFFER B
STORE: ISTORE:
MX (K) MX (K)
MX <0 POSITIVEMX
POSITION
LEFT SHIFT IS
COMPLEMENTED MX SHIFTED YES
I BIT POSITION MX POSITIVE
NO
SHIFTED YES STORE:
MX POSITIVE + 1/2 INTO MX
NO
STORE:
-1/2 INTO MX
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Figure 10. Main Programming Loop
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PAGE 2 OF 2
MAIN PROGRAMMING LOOP
MP2
YES Y PEAK NO
FLAG I FLAG = I FLAG= 0
COMPUTE: COMPUTE:
MY (K) = UY (K) - 15/16 UY (K - 1) MY (K) = UY (K) - 15/16 UY (K - 1)
WHERE UY (K) AND - 15/16 UY WHERE UY (K) AND UY (K -1) ARE(K - 1) ARE FROM BUFFER A FROM BUFFER B
COMPUTE:
= MX (K) - MY (K)
YES IS MT NONEGATIVE
MT<0 ? MT>0
PRODUCES COMPLEMENT
A SIGN MT
MAGNITUDE
QUANTITY
FROM A 2'S
COMPLEMENT INSERT
QUANTITY SIGN BIT
STORE:
MT
OUTPUT:
MT
MPI
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Figure 10. Main Programming Loop (Continued)
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X Peak Interrupt Servicing
Upon recognition by the processor that sample data from the X axis pickoff
is available, the Main Processing Loop is interrupted at the end of the instruc-
tion it is performing and the program is transferred to the X Peak Interrupt
Servicing routine. The purpose of this routine is to accept the digitized X
axis pickoff data for the computation to be performed by the Main Processing
Loop. In order to keep the data being computed in the Main Programming
Loop correlated it was necessary to mechanize two buffer areas which are
merely memory cells set aside for temporary data storage and retrieval.
At any given point of time one of the buffer areas is set for reading by the
Main Processing Loop and the other buffer area is set for writing or storage
by the X Peak Interrupt Servicing routine. The purpose of these buffers is
to ensure that the data being computed is indeed from successive iterations.
A memory cell is used as a flag (X Peak Flag in flow charts) to indicate how
the buffers are currently being utilized. This same flag is again interrogated
in the Main Processing Loop for the same purpose. A graphic illustration
of the storage areas referred to as 'swinging buffers' will perhaps clarify
this coding concept. At the time the X Peak Interrupt is entered by the
program assume that the two buffers are as shown below
Buffer A UX(K) U X(K-) UX(K-2)
Buffer B UX(K) UX(K-1) UX(K-2)
and further assume that the flag (X Peak Flag) indicates that Buffer A is the
area that should be used to store data. The cell from Buffer B containing
UX(K-1) must first be moved to Buffer A as it now becomes two iterations
old, i.e. UX(K-2). In the same manner the Buffer B cell containing UX(K) is
moved to Buffer A and is now one iteration old, i. e. UX(K-1). The digitized
X axis pickoff data input during the current iteration is then stored in Buffer A
as UX(K). Buffer A then contains data from three successive inputs. The
process is reversed the next iteration such that Buffer B contains current data.
The last task of the X Peak Interrupt processing is to divide the data from the
previous iteration by 16 (accomplished by a right shift of 4 places) before
storing to relieve the Main Processing Loop of this computational burden.
Once these tasks are performed the program is returned to the Main Process-
ing Loop.to the point at which the interrupt occurred.
Following is the flow charts for the X Peak Interrupt Processing.
(Figure 11.)
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X PEAK INTERRUPT SERVICING FLOWS
STORE NEW CONVERTED
DATA TEMPORARILY
YES X PEAK NO
FLAG=I FLAG= 1 FLAG
SET: X PEAK SET: X PEAK
FLAG = 0 FLAG= 1
MOVE: MOVE:
K-I VALUE IN k-1 VALUE IN
BUFFER B TO BUFFER A TO
K-2 IN BUFFER A K-2 IN BUFFER B
READ: READ:
K VALUE K VALUE
FROM BUFFER B FROM BUFFER A
IS ISQUANTITY NO QUANTITY NO
POSITIVE NEGATIVE POSITIVE NEGATIVE
YES POSITIVE YES POSITIVE
STORE: COMPLEMENT STORE: COMPLEMENT1/16 K VALUE K VALUE DATA 1/16 K VALUE K VALUE DATAFROM BUFFER B FROM BUFFER B
INTO K-1 IN BUFFER A INTO K-1 IN BUFFER A
SHIFT RI GHT 4 SHIFT RIGHT 4
PLACES = 1/16 UX (K) PLACES = 1/16 UX (K)
REPLACE REPLACE
SIGN BIT SIGN BIT
STORE: STOREINTO K-1 IN INTO K-i IN
BUFFER B BUFFER A
STORE NEW CONVERTED STORE NEW CONVERTED
DATA INTO UX (K) OF DATA INTO UX (K) OF
BUFFER B BUFFER A
RETURN TO POINT
WHERE INTERRUPTED IN
MAIN PROCESSING LOOP
T98821
Figure 11. X Peak Interrupt Servicing Flow
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Y Peak Interrupt Servicing
Upon recognition by the processor that sample data from the Y axis
pickoff is available the Main Processing Loop is interrupted at the end of
the instruction it is performing and the program is transferred to the Y Peak
Interrupt Servicing routine. The purpose of this routine is to accept the
digitized Y axis pickoff data for the computation to be performed by the Main
Processing Loop. This data is correlated in much the same manner as
previously explained in the X Peak Interrupt Servicing in that a flag (Y Peak
Flag) is used to determine which data is time correlated and buffers are
used to determine read and write areas. In this process the last iteration
Y axis pickoff data Uy(K-1) is multiplied by 15/16 as a time saving step to
the Main Processing Loop. Again, as in the X Peak Interrupt Processing, a
return is made to the point in the Main Processing Loop where processing
was interrupted.
Following is the flow charts for the Y Peak Interrupt Processing.
(Figure 12.)
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Y PEAK INTERRUPT SERVICING FLOWS
START
STORE NEW CONVERTED
DATA TEMPORARILY
YES IS NO
Y PEAK FLAG
FLAG= 1 = FLAG= 0
SET: Y PEAK I SET: Y PEAK
FLAG = 0 FLAG= I
READ: K VALUE READ: K VALUE
IN BUFFER B IN BUFFER A
QUANTITY NO QUANTITY NO
POSITIVE NEGATIVE POSITIVE NEGATIVE
YES POSITIVE YES POSITIVE
STORE: STORE: STORE: STORE:
-15/16 K VALUE -15/16 K VALUE -15/16 K VALUE -15/16 K VALUE
IN-BUFFER A IN BUFFER A IN BUFFER B IN BUFFER B
(K-1) VALUE (K-1) VALUE (K-I) VALUE (K-1) VALUE
STORE NEW STORE NEW
CONVERTED DATA CONVERTED DATA
INTO K VALUE INTO K VALUE
OF BUFFER A OF BUFFER B
RETURN TO POINT
WHERE INTERRUPTED IN
MAIN PROCESSING LOOP
* -15/16 UY (K-I) = -I + 1/16 UY (K-1) T98820
Figure 12. Y Peak Interrupt Servicing Flow
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V. ANALOG INTERFACE
The analog interface for the IMP 16 computer consists of an A/D
converter, a D/A converter, and the control logic for the two converters.
A block diagram of the interface is shown in Figure 13.
The A/D converter section, shown in Figure 14, consists of an input
multiplex switch, a sample and hold, a 12-bit converter, and a tri-state
buffer register. The input multiplex selects an input channel which may be
a peak, zero, or ground input from one of the gyros. This input depends on
which channel is selected by the computer and logic decode. The input is
applied to the sample and hold circuit, which will hold the input signal value
until the A/D performs a conversion. The A/D start command and clock are
supplied by the control logic. The tri-state buffer holds the A/D conversion
and outputs it to the CPU until the next input enable allows the data to update.
The D/A converter accepts a 13-bit sign-magnitude word from the CPU
and converts it to a + or - DC output to drive the gyro torquer amplifier.
This converter consists of a + DC reference, a 12-bit ladder network, plus
+ output buffer amplifiers. The control logic decodes the input data word
and outputs a sign bit so that the proper polarity is applied to the ladder
network. The control logic also applies a 12-bit word to the ladder network
to determine amplitude. The signal from the ladder network is applied to
output buffer amplifiers. The control logic enables either a + or - sample
switch which applies the respective output signal to the hold capacitor located
on the torquer amplifier on the platform.
The control logic of the analog interface receives the 5. 72 MHz CPU
clock and divides it by 10 and 12 successively to provide basic square waves
of 572 KHz and approximately 48 KHz. The 48 KHz clock is used to generate
periodically four sequential analog select signals, each spanning an interval
of 32 clock periods. Two successive analog-to-digital conversions are made
during an analog select interval, one in the first half-interval and one in the
second half-interval. The 48 KHz bit times of each half-interval are
designated T O through T 1 5 . Analog sampling signals are enabled during T I
of each half-interval such that an analog peak signal is sampled in the first
half-interval and an anlaog zero crossing is sampled in the second half-
interval. Analog to digital conversion is accomplished during T 2 and T 3 of
each half cycle. An interrupt request is then sent to the CPU at T 4 . The
converted 12-bit analog data may be input to the computer by the command,
RIN (0070)16. The analog data is identified by a three-bit code which is
inputted to the computer by the command, RIN (0078)16.
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Figure 13. A/D - D/A Control Block Diagram
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Figure 14. A/D Converter
The CPU outputs a 13-bit word in sign-magnitude format for conversion
to analog by the command, ROUT (0078)16. The data word is latched in a 1st
rank buffer from which it is transferred to a 2nd rank buffer at bit time T O of
a continuous 8-bit cycle of the 48 KHz square wave. The conversion is
accomplished during each T O. Also, sampling of the converted output is
disabled during T 0 .
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VI. TEST RESULTS
Test Description
Figures 15 through 17 illustrate the general test setup. In this test
configuration, the gyro was mounted on the rate table such that the input
rates would be about the gyro x axis.
The x and y gyro pickoff signals were fed to both the digital servo and
the analog servo. The digital servo controlled only the y torquer, and the
analog servo controlled only the x torquer.
The rate table was driven by the oscillator portion of the wave analyzer
with a constant voltage applied to the rate table.
The wave analyzer was used to measure the torquer signals and
pickoff signals. The x axis (direct) pickoff signal was also measured in the
open loop condition. The open loop and closed loop measurements were
used to calculate the ga.ins that are plotted in Figures 18 and 19.
WAVE
ANALYZER
OSCILLATOR
TX  Ty eX 8Y
Y
POWER X
AMPLIFIER GYRO - CONTROL
TX
RATE
TABLE
ANALOG
CONTROL
T97308
Figure 15. Block Diagram, Test Set Up
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Figure 16. Test Set-Up for Digital Compensation Loop Feasibility Study
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Figure 17. Test Set-up of Converters and Interface for Digital
Compensation Loop System
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Figure 18. Output Signal (Torquer Voltage) vs Frequency
Digital-Analog Loop - 100 Hz Bandwidth
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The rate table drive frequency was varied from 10 Hz to 1 KHz with 3
to 5 measurements taken per decade depending on how rapidly the data was
changing with frequency.
The integral gain time constant in the digital servo was modified
(software modification) and the test repeated. There were no modifications
to the analog servo.
Discussion of Test Results
The test setup described above provided a means for one-to-one
comparison of the performance of the digital and analog caging loops. In
order to obtain such a comparison, however, it was necessary to match the
gains of the two loops since the digital computations, as described in Section 2,
assumed that the gain would be adjusted on the analog level, i. e., in the power
amplifier. The criterion used to match the gain (applied torque vs pickoff
angle) of the digital loop to that of the analog loop was to operate each servo
6 db below its marginal stability level. Using this criterion it was found that
the digital loop gain was approximately 10 db below that of the analog loop.
Frequency response data was taken for both the digital and analog loops.
Figure 20 shows the output signal (i. e., the torquer voltage) response versus
frequency. Figure 21 shows the error signal (i. e., pickoff angle) versus
frequency. These figures are actually families of responses showing varia-
tions resulting from adjusting the "integral gain time constant" in the digital
loop. This time constant is directly related to the location of the zero of the
digital transfer functions described in Section 2. The range or variation
corresponds to varying this zero location between 123 Hz and 12. 7 Hz.
It is apparent from Figure 18 that the closed loop response of the
digital loop compares very favorably with that of the analog loop in terms of.
the torquer output versus frequency. This quantity is, of course, of primary
interest as it is the ultimate measure of gyro rate.
Figure 19 indicates that the gyro pickoff angles are substantially larger
for the digital loop than for the analog loop for low frequency inputs. This
is attributable to the lower gain in the digital loop which was established by
the gain matching criterion described above.
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The primary reason that the marginal stability gain for the digital loop
is lower than for the analog loop is the effective phase shift introducted by
the finite computer iteration rate. Thus as the computational frequency is
increased it is expected that the digital loop gain established by the gain
matching procedure would be increased and the pickoff angle versus frequency
response of the digital loop would more closely approximate the corresponding
analog response. Unfortunately this conclusion could not readily be verified
due to computer timing limitations.
The primary ramifications of the lower loop gain in the digital loop is
a lowering of the bandwidth of the caging loop which would occur in a gyro with
both axes mechanized digitally. Subsequent analysis indicates that the effec-
tive bandwidth of such an all-digital gyro would be approximately 25 Hz for
the configuration which was tested (i. e., 1200 Hz digital processing). This
corresponds closely with the 30 Hz bandwidth used in Teledyne's current
analog caging loops. This bandwidth can be further increased by increasing
the computational frequency and can be expected to approach the 100 Hz of
the new analog design with very high speed processing.
In summary, then, the test results were in general concert with
expectations and the feasibility of using digital filtering in place of conven-
tional analog caging loops for the TDF tuned-gimbal gyroscope was demon-
strated.
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VII. SUMMARY AND CONCLUSIONS
The primary objective of this program was to demonstrate the feasibility
of replacing existing state-of-the-art analog gyro compensation loops with
digital computations. This objective was realized during the course of the
program.
A breadboard design was established in which one axis of a Teledyne
tuned-gimbal TDF gyro was caged digitally while the other was caged using
conventional analog electronics. The digital loop was designed analytically
to closely resemble the analog loop in performance. The breadboard was
subjected to various static and dynamic tests in order to establish the relative
stability characteristics and frequency responses of the digital and analog
loops. Several variations of the digital loop configuration were evaluated.
The results were very favorable - it appears that digital caging is indeed a
practical approach.
The primary limitation to the digital compensation loop approach appears
to be the requirement for high processing rates. The tests which were per-
formed indicate that the minimum processing rate for acceptable loop per-
formance is approximately 1200 Hz. Using the general purpose IMP-16 on
TDY-52B computers essentially all of the available computer time was re-
quired to perform the digital caging loop functions for a single gyro axis
at this rate. (These functions include all timing, control, sampling, etc.,
as well as the implementation of the actual digital filters. ) For this reason
it appears desirable to consider a special purpose digital processor for the
digital caging loop task. Such a processor could be quite simple in concept
since the only arithmetic functions required to implement the digital filters
which were derived during the program are adds, subtracts, and shifts.
The primary advantages of using digital caging loops in place of conven-
tional analog loops are reduction of cost, size, weight, and power, increased
reliability, and simplified maintenance, resulting from the elimination of
a substantial amount of hardware from the IMU Electronics. The electronics
which are eliminated using the digital technique include pickoff demodulators,
caging electronics, spin supplies, clock and timing functions, and pickoff
excitation generation. New functions which must be performed with the digital
loop are digital-to-analog conversion and, optionally, the special purpose
digital processing. Since both of these functions may be multiplexed to handle
all sensor axes, the hardware required is minimal. A preliminary design
analysis has indicated the hardware requirement to perform these two
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functions is of the order of 5 to 20% of that required for the analog functions
which they replace depending upon the level of redundancy which is employed
in the system. The resulting savings in direct acquisition cost for a fail-op/
fail-op redundant strapdown navigator is projected to be approximately $4000
per system in quantities of 150 systems.
The performance of a system using digital caging loops is expected to be
virtually identical to that using conventional analog technology. This is
particularly true if a special purpose processor is employed, since the
processing rate can be increased beyond the 1200 Hz which was used in the
demonstration. Higher rates will provide digital loop performance which
matches the analog loop performance even more closely than described in
this report.
Other than the limitations imposed by computational speed, the digital
loop which was breadboarded during the program appears to be suitable for
use in a practical system design without any significant modifications. The
general design philosophy, filtering algorithms, computer word length, A/D
and D/A converter accuracies and resolutions, etc., which were employed
in the breadboard design are all suitable for use in a production design.
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APPENDIX A
PROGRAM LISTING
This is the assembly language gyro program as assembled on Teledyne
unspecialized assembl6r TUMPA. Assembled code was punched out in special
loading format on mylar teletype tape for loading via teletype into the IMP-16P.
This program will also run on the TDY-52B.
A-1
T** ELEDYNE UNSPECIALIZE3 MACK, ASSEMBLER
R !AI LITERAL INITIAL CI- ARACTEP
f Tw'El THA1N CCTAL DIGIT
D CECITMAL CH AtCTE? IN CCTAL FIELD
K T:) I4 '!Y Cl-AQACTERS IN FIELO
pP R-GIA' CCL!NIER PRCBLEr'
% EV4hU:rLFS5 IPAU LINE
Q VVI ' JT IN TABLE
!) MACROJ TUn CEEPLY NESTED
COCI %,c/ GYPO PACCRAM VERSION 1.7 TAPE 987
COC2 S.PC,20p1/
C OC3 iPCJFp2pL08o2/
C004 S,PCIP,2,STB,?/
CCO5 S 'PClrs2,tiA0Ua2/
COC6 l.PCIFt?,DSLid,2/
COC? $.PCIF,2,HfPYs2/
COcb s.PCIFp4,DIvp?/
COC9 s.7RA,3,2/
C010 S.TR&J4,2/
C011 S.TF4AN,3,l/
C012 I-TPA'NP40I/
*C013 S.TA,#5,vl/
NC014 S#8QCL,2,ROO/
C015 S.B"CL,2PRIPI/
C016 SdiL'CL,2pRZZ/
C017 $.BCCL,?,P)*3/
C018 S.8CCL*2,AC0,C/
C019 $*80CLs21ACI.*I1
C020~ $*BCCL,2,AC2,2/
CO21 $.8llCL,2,AC2*?/
CC22 l.eCCL,2,fASEO/
CC23 $.a0CL,20PCI/
C024 s.I r[LP2,N2o?/
C025 S*6iCLj2,XR3,?/
CO?6 $-BC[Lft2pXVIr,4/
C027 s.eaCL,2,L;-JY,17/
0 0 CC28 $.sctL,2,t)V,1/
Imi oC029 $9BCCL,2,CYI5/
C030 S.gqCL.,2,SEL', I
C035 1.8flCL,2,*JClpI/
~ C036 t.UrCL*2,JC2o?/
TUMPA PhGC'' 9 1~ I2 M Ail'
C034 S.BrCCLozJC5,3/
C040 S9BLW2pJC~fslO/
C041 lsefrL,?,JC9,11/
C04Z $oBcCLP2,JCIC,13l
C044 W.EED/
rz
TU PA PAGE 3
C045 S,CRGI/
C046 S.C/ INTERRUPT EXECUTIVE
00001 C047 ,PSHACO/
000C2 C048 ,PLSH,AC3/
000C C049 ,LiAC3,0/
000C4 C050 RINR1170/
00005 C051 XXRCPYAACOAC3/
00O06 C052 sJVPAC3,Cl
C053 $.CRGslu/
C05 4 $.C/ X PEAK BUFFERS
00i.ol C055 Psl,CCTC/ FLAGI
00011 C056 XPZCCtsC/ CELL2
00012 C057 XP3CrCTos/ CELL3
00013 C058 XP4ACCT.C/ CELL4
(0J014 C059 XP5PCCT,'/ FLAG2
00015 CO0O X 6,CCTP0/ CELLS
00016 C061 XP7Ccrtc/ CELL6
00017 C062 XPSCCTsC/ CELL7
0002i C063 CICoCCT400C6C/
00021 CO 4 C14iCCT,.000C/
00022 C065 T,0pCT0/
C066 S.RGC30/
C067 $.C/ Y PEAK BUFFERS
a 0003 C068 YPlCCTC/ FL-G1
00n31 £069 YP2)CCTC/ CELLI
00032 0070 VP3CCToC/ CELL2
00033 0071 YPd.CCTPO/ FLAG2
00034 C072 YP5CCTsC/ CELL3
00035 C073 VP6*CCTjC/.CELL4
C074 $.CRC,40/
00040 C075 XXI1RCPYVACCAC3/
00041 C076 XXZ,J 4P,PASEDFGO/
00042 C077 FCCLnACcpBASE.XX/I
n0043 C078 ,STCO*tASEXX/
00044 C079 ,PULL*AC3/
00045 COO PPLLLsACO/
o0046 C01 ,rRII,O/
CO2 $,CRGIOC/
C083 $,C/ DATA STURAGE POINTER
00i0c C014 CSPCnCT,400C/
00101 C015 CSPCCTC/
d 0010, COP6 SIGNnlCT1CVO0/
CO07 $.C/ GYPC HMAI?
00 03 o C0e MX , To/
00i04 CCP9 MCCTo/
v) C090 S.CRGIOCI/
C091 S.C/ X PEAK INTERRUPT SERVICE
onloG Co92 ,LIAC3 0/
01001 C093 ,RINo160/
01002 C094 ,PUSH,4CO/
01003 Co95 LOCACO,BASEXP1/
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01004 C096 ' ,8LtthXPEAK2/
01005 C097 -J I;AtCC0/
01005 CO98 sST*ACcBSASEsXP1/
01007 C099 LOQjACCpBASEsXP7/
0101C CICO STsACC8$ASEXP4/
01011 C101 XPEAK4sLCACO,BASE,XP6/
01012 C1c2 ,8CC* IXPEK4/
01013 C103 aCATIACooi/
01014 C104 sSOlrACOs4/
01015 CiCs PCAIACnl1/
01015 CIC6 ,STACC,BASEsP3/
01017 C107 sJP*sXPE35/
0102C C1C8 XPEK4,SHRACOs4/
01021 CIC9 jSTACC,345EXP3/
01022 Cl10 XPEK5,PJLLACC/
01023 C111 ,STACCBSASEXP2/
01024 0112 PPULL,AC3/
01025 C113 PUtALLACO/
0102i 0114 ORtfO/
01027 C115 XPEAK2,LIACO1/
01030 C116 sSTACCBASEXP1/
01031 C117 ,LCACBASEXP3/
01032 C11ii STACC,16SEpXPq/
01033 C119 XPEAK6,LCACCBASEsXP2/
u01034 C120 ,BCC*ps2XPEAK7/
01035 C121 sCAIdACOl/
01034 C122 ,SHR,ACO,4/
01037 0123 #CAIDACO,1/
0104U C124 ,STACC,3ASEoXP7/
01041 C125 ,JMO*#XPEAK8/
01042 C126 XPEAK7,SHRACC,4/
01043 C017 ,STACC,6ASEsXP7/
01044 C128 XPEAI98PILL,4CO/
01043 C129 ,STjACCBASEXP6/
01044 C130 PULLLAC3/
01047 C131 - ,PULLsACC/
010wo C132 ,RTO/
C133 SCRG1200/
d C134 S.C/ Y PEAK INTERRUPT SERVICE
S 01200 01C35 YPEAK,.IAC3,Q/
01201 C136 pRI,160/
01202 C137 ,PSH ACC/
01203 C136 sLC,ACCBASEYPl/
01204 C019 ,SCC*I1,.YPEAK2/
01205 C140 sLlPACCsO/
' 01206 C141 ,STACCHASEYP1/
01207 C142 ,LCACCdASE,YPS/
01210 0143 .,BCC*,2,YPEAK3/
01 11 C1Q44 PCAIACosP/
01712 0145 ,SR;,AC ,4/
01213 0146 CAI,AC'4/
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Oli14 C147 ,SL8,ACOsASEpYP5/
01015 C140 ,STACCsASEYP3/
Ol01 C149 ,JVP*#YPEAK4/
01717 C150 YPEAK3,SPsACO4/
01222 C15L ,SU3jACOiASEsYPS/
01221 C152 PSTPACCBASEIYP3/
0122 C153 YPEAK4,PLLLACO/
01223 C154 ,STACCBASEYP2/
O1724 C155 ,PLLLsAC3/
01225 C15b6 PLLLACO/
01226 C157 ARTI,O/
0127 C158 YPEAK2ALipACCpl/
01230 C159 ,STACCs!3ASErYP1/
0131 C160 ,LC,ACCp8ASEyP2/
01032 C161 ,BCC*Z2,YPEAK5/
0133) C162 CAdI,ACC,I/
01734 C163 ,SRACO4/
01235 C164 ,CAACO,1/
01236 C165 -5~sl AYPZ V ,5 vr, AcO, 3ASE, 1P2I
01237 C166 ,STACOBASEYP6/
0124C C167 ,JPP*, PEAK6/
01241 C168 VPEAK5 ,S~.aACO4/
01242 C169 ,SLBACO,BASEoYP2/
01043 C170 ,ST,ACC,BASF#YP6/
01744 C171 YPEAK6,PLLLACO/
0, 01245 C172 #STACCvBASEYPS/
01o45 C173 vPLLLAC3/
0147 C174 ,PULLACO/
01250C C175 ,RTo/
C176 $,CRGI15CO/
C177 $,C/ DATA STCRAGE INTERRUPT SERVICE
015CC C17T ODSLC,ACCIASEoOSP/
I05C C179 S ,SACC,14/
01402 Clo190 ,C*sas3,6/
01503 Cl~l ,LDACCDASEXPI/
01504 C18Z saC*,,iOSZ/
0150 Ci83 sLC,ACC,8ASEXp6/
01506 C184 ,JVP*,Us3/
01507 c165 OS2,LdACo,BASEXP2/
0151A C186 0S3,LDAC3,RASEsOSP/
0111 C1I7 ,ST,ACC,AC3*0/
. 1512 C18 LIsACC,1/
01313 C19 IRADOOACOAC3/
01!14 C190 ALDYACCS5,YP1/
01515 Cl9l ,sCC**,1US4/
01516 C192 PLC,ACC,SASEDYP3/
01517 ~C193 rJVPr*CS5/
A 152C C194 OS4,LDACOPBASEsYPZ/
01521 C195 CS5,ST,ACO, AC30/
01522 C196 L1 cOI1/
01523 C197 RADACOAC3/
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0104 9ti4 jLCACCBSE T/'t0 s s J 9 st SAtfcAC3mO '
01526 C2C0 ALI1AC0,I/
01527 C201 ,RAnOACO,AC3/
01n3 C202 ,STAC3,BASEsSP/
01531 C203 DSb6PULLsAC3/
01532 CZC4 PPULLPACO/
01533 C2c5 iRTI,O/
C2C6 $,ORG,20CO/
C207 $.C/ GYPO MAIN PROGRAV
02000 C2.8 MAIN,I0, ACOASEXX2/
02001 C2C9 ,STACBASEXX/
02002 C210 sLIAC3FO/
02002 C211 sLCsACCIASE*SPC/
02004 C212 ,STACCBASEDSP/
02005 C213 LI,ACCOI/
020C6 C214 ,ST,ACCBASE,MX/
02007 C2153 SFLGsIEN,C/
02010 C216 RETjLDoACOBASEXPlj
02011 C217 #sCC*#,MAIN2/
02012 C218 ,LPSACC,BASIE XPS/
02013 C219 sSlLACO,4/
02014 C220 sCAT,ACOsI/
02015 C221 ,ACOjACOBASE*XP8/
02016 C222 ,ACDOAC0*ASEXP6/
02017 C223 oACODACOPBASE#XP7/
02021) C224 ,ACtOACO,BASElhX/
02021 C225 ,STAC0,BASE,HX/
02022 C226 ,JMP* ;,AI3/
02023 C227 MAIN2,LDACo,PASE,XP4/
02024 C228 #SPLAC04/
02025 C229 ,CAIACO,1/
02026 C230 sACDiACO,nASEpXP4/
02027 C231 ,ADOACOBASEXP2/
0203C C232 ,ACDOACO3RASEsXP3/
02031 C233 ADDACO.SASEMX/
02032 C234 pSTACCJASE,,X/
02031 C235 MAIN3,BnC*,2,PAIN4/
0203' C236 ,CAI,ACOsI/
02035 C237 ,SIL,ACOsl/
032036 C238 PRCC*p2sPAIN5/
02037 C239 ,LDCO,8SEPC14/
C I204C C240 ST,ACOBASEPPX/
02041 C241 ,JVP*,MAIN5/
' 02042 C242 VAIN4pSHL#ACOl/
02043 C243 POC*,2iAINS/
02044 C244 ,LOIACOBASF,C10/
02045 C245 ,ST,ACOBASE,'X/
02046 C246 fAIN9,LDACC,8ASEYP1/
02047 C247 RCC*S,1,AIN6/
0205C C248 ,LIACC,0/
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02051 C249 JADDACO0BASEsYPS/
02052 C250 ADDAC0OASEjYP6/
02053 C251 iSTPACCBASEsth/
02054 C252 ,JPP*,PAIN7/
02055 C253 MAI6LsAC0,0/
02056 C254 ,A O,ACD BASEsYP2/
02057 C255 ,A~dvACsaBASEYP3/
0206C C256 ,STACCsiaSEs,4/
02061 C257 MAIN7TLOACCOASEjtX/
02062 C258 ,SL4,ACnBASEHM/
02t6 C25 9  ,ST ACCIBASE4M/
02064 C260 AIN 10j-CsC*2,MAIN11/
02065 C261 ,CAl,dCnol/
02064 C2b2 ,ORIACO;BASESIGN/
02c67 C263 VAINIlLIAC3,0/
02070 C264 sRCUT17TC/
02071 C265 ,STAC0ASE T/
02072 C266 ,JP*,#RET/
C267 s,C/ PROGRAM SECTION CUMP
02072 C268 OUMP,LOsAC3bBASEOSPC/
02014 C269 CP2,RCPYAC3ACO/
02075 C270 pSHRACOp14/
02076 C271 ,BCC*,#3oP2/
02077 C272 ,LCiACOAC3O/
02100 C273 ~SRsACO,1C/
0102101 C274 ,LC*,AC2sPUTC./
O210f C275 AJSRPAC2,#/
02i03 C276 ,LCIACCpAC3,0/
02104 C277 ,dhN0 ACOASK/
02105 C278 ,L*jAC2PUTC./
0210 C279 ,JSRjAC2O0/
21i07 C29q ,LI,ACC I/
)ZIVI C2M1 ,RA0 ;ACOAC3/
02111 C282 ,JVP*pCP2/
02i12 C283 PUTC,OCT,771 3 1/
02ill 0284 M ASK[CTs377/
C285 S.ENC/
C246 $.FEEO/
tUMaA CAGE 9
CROSS RRFFREhCE YABLE 'Lt ING
CIO 00020 C2044
C14 00021 C2C37
OP2 020714 2076 02111i
DS 01500
0S2 01507 C1504
053 0151 C1506
054 01520 C1515
055 01521 C1517
056 01531 C1502
DSP 00(01 C1500 01510 01530 02004
OSPC 0010e' C2003 02073
OLMP 02073
FGO 00042 COC41
M n0104 C2C53 02060 02062 02063
MA I o200
MAI"10 02064
MAI11i -2u67 C2064
Ml.h2 02023 C2011
MAIV3 02033 C2C22
MAIN4 02042 C2033
MAII5 02046 C2C36 02041 02043
MA %6 02055 C2047
MAI,? 02061 C2C54
MASo 4M 02i13 C2104
MT 0o022 01524 02071
W ' 00103 C2C06 02020 02021 02031 02032 02040 02045. 02061
PLTC. 02112 C2101 02105
RET 02010 C2072
SIGN 00102 C2066
XP1 00010 C1003 01006 01030 01503 02010
XP2 00011 C1c23 01033 01507 02027
XP3 00012 01016 C1021 01031 02030
XP4 o0013 C1010 02023 02026
XPS 00014
XP6 00015 CIC11 01045 01505 02016
XP7 00016 C1007 01040 01043 02017
XPe 00017 C1032 02012 02015
XPEAK2 01u27 CIC004
XPE4K4 o 111
XPEAK6 0103?
XPEK7 (1042 C1034
XPEAK 8 0144 CIC41
XPE<4 oo102J C1012
XPE 5 01(22 C1017
X oo00n00 C0043 02001
XX1 0004- COC42
XX2 noo41 C2000
YPI 0003o C1203 012C6 01230 C1514 02046
YP2 00031 01223 01231 01236 01242 01520 02056
YP3 00032 C1215 01221 02057
00
OpUZ3 I~iTO OvdA
91ZT3 ZC! ZZI0#)Iv3d A
UIZID Ll 9'0C E~dA
"OZ 10 LU iT) Z~viA
ZSgozO E Zlo LEZ13 hEoo( PdA
IconO 91510 jtZTO OZZIO ~tZTO LOZID #/Eooc 9dA
01 aovd vdwfl
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C289 $,C/ THESE CARDS SPECIFY WORD ASSEMBLY
C290 $*IFp2pLC/
C291 $.SETC,6o 0/
c~q2 $.JUPPA/
C293 $oIF*2soLI/
C294 $-SE7Cs5.p23/
C295 S.JUPPR/
C29'6 S*!Fp2,LIN/
C297 S.SEICA5,z3/
C21*6 $ SETC*6p ,/
C299 $.SIIB,6,4i,4/
C3CO S.JUH',fl/
C3Cl $.~p,2pLCI/
C3C2 I.SETCpe,,11/
C303 $.JIJPpA/
C3C4 S.IFP2*LCB/
C 3(5 6S5STC*5p2300/
C3C6 $ .JUP P; K
C307 S.IF,2 ST/
C3CO S.SE1C*6olZ/
*C309 $.JUtPA/
* C310 S.IFp2pSTi/
CJI). S*SETC#.6,13/
C312 %,jUVP,A/
* C313 SoIF,?,*St9/
C314 $.SETCp5,-232C/
C315 $ aJUVPA V/
*C316 l.I~p2,RXCH/
C317 I.SETC,5,3./
C318 $.JUWPpD/
C319 S*.Fp2,RCPY/
C320 $.SETC,5,35/
C321 5 . JUw P n/
C322 l.IF,2#PkSH/
O C) C323 $.SETCs4,2O0/
C324 t.jUvPPC/
C325 I.lF*2,PtLLL/
C3?6 S.SETC,4,21/
C327 %,~~C
t- C328 SIF,2,plCH4S/
C329 S.SETCpAjZ5/
F-4 C330 I.JUPSC/
C331 S.IFA2PP SHF/
C332 $.SETC,3,'1/
C3?3 $.JUMPPL/
C314 S.ZFo2pPLLLF/
C335 S.SETC,3,5/
C3?6 IS. JtPPL/
0337 $.IF,2AUUri
C338 S.SETC,96,14/
C3?9 S .JUt Pp Al
T';MPA OiGE il
C341 %SETC,5,*224C/
* C342 $.J.4IVP V.
* C34~3 4.IF,2,CAI/
C344 $oSETC,5,z'./
C345 $.JUr",R/
C347 SiSETCp5,3O/
C348 Sju',n/
C349 SoIF,2,SLS/
C35(0 S.SETC,6,13/
C351 %.JUVPPA/
C352 $,1Fp2,flSuq/
C353 S@SEt(~,5,2280/
C354 S.J11JPPK/
C355Si,,4Y
C3!6 S.SETCs,p220/
C357 $.JIjt-PR/
C356 $@IF,2pOIV/
C359 $.SETC,5,2220/
C360 $.JUFPAK/
C361 S.IF,2,ANO/
C362 S.SETC,6,14/
C363 $.JU'fP,ci
C3I64 %,JFp2pRANJO/
C3055 S.SETC,5,37/
N C366 S.JW'T',D/
C367 S.~p,2pCOR/
~9 SJV P ,G/
C370 S.1F#2sRXOR/
C371 S.SFTCj,,3b/
:372 %sJL;4PP/
Z373 $.IF,?sSrTB!Tq3/
'374 $@SETC*,a62/1
I35 .Jump 1 J/
3?7 7 S.SETC,4s163/;378 S.jLv'P,j/
'379 S .I F p2,c rra I T 13/
Ito 3 P2 toIF,2pSEIST/
C 313 $.SETC*4,160/
2314 $s JUPPJ /
;3R5 S.IF,?,LPST/
':386 $.SETC*4,161/
C397 $ aJWJ'Pj
-~ 239 S*SFTCp5,o22/
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C391 5.Ff,2sjSZ//
C30Z SeSETCo~o36/
C393 SoJUV'pSe/
C394 SoIFj2*DSZ/
C395 S.SETCp5,37/
*C396 S.JUIPP6/i
C397 $oIFpzSIKG/
03M S*SETCp6p16/
C399 S . J14'PiA/
C400 $, 1F,2o SkHE/
C401 S.SETCA6pl7/
C402 t.JU'wPpA/
C4C3 S.!Fp2ASKAZ/
C4f94 S.SETC,6p16/
C4C5 S .JLt'P G/
WOC~ $#IFP2,SKBZT/
C4C7 6o'SET,4,165/
04CO S *JVtPJ/
C4C9 S.lF,2pSKSTF/
C410 SoSIFTCP4*164/
C411 $sJUVPj/
C412 %.IFp2,tSCAN/
C413 S.SETC3,2420/
C414 S*JUV'PUcT/
* C415 S.1V,2,JtdP/
C416 SoSETCP5.110/
C419 S.SE7Cp5pl I/
C420 i .JUIIPP R/
0422 O.SEtCA4,1201.
0473 6 *jutIPsJ/
C424 S.IF,2,BCC/
C425 S&SEtC,5,Il/
C426 S.Jtu"PPF/
C427 5.IF,,PIIALT/
C428 S.SETC,*,'J/
C429 $.JWIPf L/
C430 S.IF,2,JSR/
C431 S.SETCPS,1Z/
t432 SJUP'P,R/
C433 $.JF,2,JSRP/
C434 S*SETC,4,6./
C415 S.JUieP,H/
C436 S*IFP,2JSRI/
C437 $SETC,5,13/
C418 $*JUPPB/
C439 $*'JF*2*JSRIp'/
C440 S.SETC,4,7/
C441. $ JL!"PH/
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C443 S.SETC,~,1Z2/
L.444 $.JUYPpj/
C445 S-IP2,oj~inT/
C446 S.SET(,4ol22/
£447 S@JLV"'PJ/
C'48 S.IF,?,9RTS/
C449 $sSE'rCPA4'/
C410 $.JtJMPIH/
C431 $oIFoZRT!/
C412 S,SETC4,2/
C 4.53 $.*J UWP iH/
C455 $SsErC,#5p26/
C456 S.JrIPR
C457 SsIFA2,RLR/
C458 S*SETCS.-26/
C459 S.JUtP'ESx/
C460 ljF,2PSi-L/
C4A1 S*SETCp5p27/
C 4f.,2 .Ji jr P,.Is/
C 4 03 $sIF,2oSR/
C40A4 S*SFJC,5,Z7/
C465 $.JUNPPBR/
C466 S.IF.,2,gIN/
C467 S*SETCp4ulO/
C4A Se:ipRUT/
C470 S.SETC*,',/
C472 $oIF,2,SCLG/
C473 $.SETC,5,2/
C474 S .JiL ,PoE/
C475 $.ZF,2*PFLG/
C4746 SESTCP5,3/
Z477 $.J~f'PsF/
C470 SoZFZLC*/
C479 S#SETCPSP1O/
C4PO S.JUriAPC/
:4A1 SalF,?,LC1*/
z4 5 $.SFTCpS,12/
:4 A6 SoJJ~riAPc/
C4A7 S.IFp2,STI*/
Z4MO SSETC#5#13/
.,489 S.JLWPAPC/
4 9 U S.tF,2,#A(*/
C492 *,.JUtPP,APC/
TU;IIIA PAG&E 15
C493 S.JF,2,SLS3*/'
C4q4 l.SETCp,5,1S/
C495 S.JUMiPAPC/
C496 SoIF,,ANtD*/
C497 %*SETC,*5,I4/
C498 S.JU'POGPC/
C499 S.IFP?POR*/
C5CO S.SETCp5pl5/
c5rl1 l.JUvppfrc/
C5C2 S.IF,2,SKG*/
C5C3 S@SETC,95,16/
C504 $.JUvP,APC/
C 5('6 $.SFTCs5pl7/
C5CO S,IF,2,SKAZ*/
CSC9 $.SETC,5,16/
C510 SOJtap'GPC/
C511 $.IF#2,Jpp*/
C512 $.SErC 4,10/
C513 S.JUIPBPC/
C514 $.IF, 2,J[P I*/
C515 S.SETC,4p11/
C516 $.JUt-P#FPC/
*C517 SoTF,Z,6CC*/
I-C518 S*SETC,5pl/
(71 C519 S.jur'p,Fpc/
C520 $.IF,2,JSQ*/
C521 1.SETC,4'Z
C5Z2S.JU~PAFC/
^523 S.1F,2,jSRI'./
:324 S.SETC,4,13/
-525 SvJUV'P,SPC/
;526 S*TF,2,RTS*/
:527 S.SETC,4,4/
a529 S.IF,7 RT!*/
C530 S.SETCA,2/
:511 $ 0JutjP, HPC/8s3 6 a Z F i Z*
p533 S.SFTCo4,10/
C514 $.JUI",HPC/
515 S.IF,2,PC2UT*/
-' 36 SoSEtCp4,14/
~5 ?7 s Jup, P,vPC/
518 $#IFZ,!tiZ*/
~5 39 $.SFTCp4,36/
:540 S ,.J 11VP, P PC
.541 S .IF P2"pDSZ*/
-'54.2 s.SF.TC,4,37/
'543 1,JUtVP,SPC/
tJ APACE 16
C544. $.IF,2,nCT/l
C545 lSOSPTjnCT/.
C548 S.RET/
C549 S.!F#2ojvpPP,/
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APPENDIX B
LIST OF SYMBOLS
A Gyro rotor moment of inertia normal to spin axis
Fl(s), F 2 (s) Direct-axis and cross-axis analog transfer functions
Fl(z), FZ(z) Direct-axis and cross-axis digital transfer functions
G 1 (z), G2 (z) Mechanized direct-axis and cross-axis digital transfer
functions
H(s) General analog transfer function
H(z) General digital transfer function
H'(s) Dummy analog transfer function
k, K Iteration index
KPO Pickoff gain factor
KSA Compensation gain factor
KT Torquer gain factor
M(k) Total digital torque
Mx , My Components of computer digital torque resulting from
X- and Y- pickoff signals
MX' My Analog rebalance torques
N Gyro spin speed
PX' PY Precessional torques
s, S Laplace Operator
TX, Ty Total torques
UX, Uy Digitized gyro pickoff angles
Xpeak Sampled X-axis pickoff angle
peak Sampled Y-axis pickoff angle
B-I
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z Delay operator
8x y e Digitized gyro pickoff angles
8 X , eY Gyro pickoff angles
T Iteration period
WX ' wY Angular rate inputs
W., i = 1, 2.... Analog filter break frequencies
w'., i = 1, 2.... Dummy analog filter break frequencies
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